마이크로칩 로고MICROCHIP MPF050T PolarFire FPGA Integrated Circuits

PolarFire® FPGA Production

소개

The PolarFire® MPF050T, MPF100T, MPF200T, MPF300T, and MPF500T production FPGA devices are subject to the limitations described in this document. This document describes updates about known issues, available limitations, and workarounds. It provides a snapshot of the current validation status for feature sets. The document highlights dependencies that may exist between silicon device revisions and specific support by Libero®  SoC software versions. Contact 마이크로칩 기술 지원 자세한 내용은.
Table 1. Device Revisions

장치 패키지 개정사항
MPF050T, TL, TS, TLS, TC FCSG325 and FCVG484 0, 1
MPF100T, TL, TS, TLS, TC FCG484, FCVG484, and FCSG325 0, 1, 2
MPF200T, TL, TS, TLS, TC FCG784, FCG484, FCVG484, FCSG536, and FCSG325 0, 1, 2
MPF300T, TL, TS, TLS, TC FCG1152, FCG784, FCG484, FCVG484, and FCSG536 0, 1, 2
MPF500T, TL, TS, TLS, TC FCG1152 and FCG784 0, 1

메모: 보다 CN19014 for details on revision 1 devices.
Table 2. Device Options

장치 Extended Commercial 0 °C–100 °C Industrial –40 °C–100 °C 성병 –1 Transceivers T Lower Static Power L Data Security S
MPF050T, MPF100T, MPF200T, MPF300T, MPF500T
MPF050TL, MPF100TL, MPF200TL, MPF300TL, MPF500TL
MPF050TS, MPF100TS, MPF200TS, MPF300TS, MPF500TS
MPF050TLS, MPF100TLS, MPF200TLS, MPF300TLS, MPF500TLS
MPF050TC, MPF100TC, MPF200TC, MPF300TC, MPF500TC 아니요

For specifications, see PolarFire FPGA Datasheet.

Errata Descriptions and Workaround

The following sections describe device errata and workarounds wherever applicable. This document is intended to describe variations or deviations from information in the PolarFire FPGA Datasheet or any PolarFire user or demo guide.
The following table lists the specific device errata and the affected PolarFire production devices.
Table 1-1. Summary of PolarFire FPGA Errata

설명 MPF050T, TL, TS, TLS, TC MPF100T, TL, TS, TLS, TC MPF200T, TL, TS, TLS, TC MPF300T, TL, TS, TLS, TC MPF500T, TL, TS, TLS, TC
MPF300T-ES bitstream compatibility 없음 없음 없음 * 없음
System controller suspend mode interaction with JTAG * * * * *
PCIe SECDED ECC reporting counters and interrupts * * * * *
External VERIFY_DIGEST with POR Digest Check for Fabric Components * * * * *

* indicates that the errata exists for that particular device. Details are discussed in the following
섹션.
For feature clarifications about supported transceiver protocols, see the section Supported Transceiver Protocol Status for Production Devices.
1.1. Bitstream Compatibility
MPF300T-ES bitstreams cannot be used to program pre-production (PP) or production MPF300T devices.
1.2. System Controller Suspend Mode Interaction with JTAG
If the system controller’s suspend mode is enabled, device initialization may be interrupted after exiting JTAG programming. As a workaround, reset the device after JTAG 프로그램 작성.
1.3. PCIe® SECDED Reporting Defeatured
When ECC is enabled (default) within the PCIe hard IP block, the single error correction and double error detection error reporting counters and interrupt registers show erroneous values.
The following features of the PCIe SECDED are being defeatured:

  • Single error correction reporting features
  • Double error detection feature

More information about this is available in the change impact analysis document.
1.4. Deprecated Feature: Use of External VERIFY_DIGEST with POR Digest Check for Fabric Components
When the device is configured for Fabric Power-On-Reset (POR) digest check, VERIFY_DIGEST of fabric components via JTAG/SPI may report false failures and is deprecated. This issue does not affect:

  • VERIFY_DIGEST of non-fabric components
  • CHECK_DIGEST via system service call
  • VERIFY_DIGEST functionality for fabric components when Fabric POR digest check is disabled

For more information, refer to the latest revision of the PolarFire Family FPGA Security User Guide.

Supported Transceiver Protocol Status for Production Devices

Transceiver protocol capabilities are validated and tested for robustness as per the specifications listed in the PolarFire FPGA Datasheet and PolarFire Family Transceiver User Guide.
The following table summarizes transceiver protocols and validation status for production devices.
This table does not apply to PolarFire core devices (MPFxxxTC).
Table 2-1. Supported Transceiver Protocols

Transceiver Protocol by Device MPF050T/MPF100T/ MPF200T/MPF300T/
MPF500T Status
세부
SGMII/1000BASE-X 완벽한 Transceiver: 1.25 Gbps with CoreTSE IP core.
TxPLL SyncE validation is in progress. Contact the factory.
한국공공정책연구원 완벽한 Support for CPRI data rates 1–7 and 7A, 8, 9.
10GBASE-R 완벽한 Transceiver: 10.3125 Gbps with Core10GMAC IP core. TxPLL SyncE is supported.
IEEE® 1588 time stamping은 지원되지 않습니다.
10GBASE-KR 완벽한 Contact Microchip for a complete solution.
인터라켄 완벽한
JESD204B 완벽한 Up to 12.5G with CoreJESD20BTX/RX IP core.
PCIE Endpoint Gen1/Gen2 완벽한
PCIE Rootport Gen1/Gen2 완벽한
LiteFast 완벽한 Up to 12.7 Gbps (8b10b only).
샤우이 완벽한
RXAUI 완벽한
HiGig/HiGig+ 완벽한
디스플레이 포트 완벽한 Per VESA DisplayPort Standard 1.2a.
SRIO 완벽한
PMA only 완벽한
SATA 완벽한 공장에 문의하십시오.
Fiber channel 완벽한 Tested for electrical compliance.
에스디 완벽한 HD-SDI (1.485 Gbps) and 3G-SDI (2.970 Gbps) are supported. SD-SDI (270 Mbps) is supported.
6G-SDI and 12G-SDI are supported.
오티엔 완벽한 Tested for electrical compliance.
QSGMII 완벽한
USXGMII 완벽한
코엑스프레스 완벽한 Tested with external PHY.
SLVS-EC 완벽한
Half-duplex (independent Rx/Tx) 완벽한

개정 내역

개정 내역은 문서에 구현된 변경 사항을 설명합니다. 변화들
최신 발행물부터 시작하여 개정순으로 나열됩니다.

개정 날짜 설명
B 08/2025 •  Added MPF050T and TC information throughout the document.
• 업데이트됨 Table 1. Device Revisions.
Deprecated Feature: Use of External VERIFY_DIGEST with POR Digest Check for Fabric 구성 요소.
• Noted that Table 2-1. Supported Transceiver Protocols does not apply to PolarFire core devices (MPFxxxTC).
A 01/2024 • Defeatured PCIe SECDED reporting. More information about this is available in the change impact analysis document.
• Added references to MPF050T in 오류 요약 그리고 Supported Transceiver Protocols.
• Updated to Microchip template.
• Updated document number from ER0218 to DS80001111.
6.0 05/2021 • Updated details for SGMII/1000BASE-X row in Table 4 Supported Transceiver Protocols.
5.0 12/2020 • Removed information for “Dynamic Training of HSIO/GPIO IOD Interfaces” and “Temperature-Voltage Sensor (TVS) Temperature Flags Values”.
• Updated status for SDI, SLVS-EC, and Half-duplex (independent Rx/Tx) to “Complete”.
• “SD-SDI (270 Mbps)” and “6G-SDI and 12G-SDI” are supported.
• Deleted “Enhanced Receiver Management (ERM) is not supported”.
4.0 12/2019 • Removed MIPI D-PHY support information. For MIPI D-PHY support information, see the PolarFire Datasheet Revision 1.7.
• Added Temperature-Voltage Sensor (TVS) information (per CN19030).
• Added system control suspend mode interaction with JTAG.
3.0 09/2019 • Removed memory interface limitation from errata for production silicon using Libero SoC version 12.0 or later software.
• Removed IOCDR limitations from errata for production silicon using Libero SoC version 12.1 or later software.
• Removed RxPLL behavior and DFE calibration limitations from errata for production silicon using Libero SoC version 12.1 or later software using PF_XCVR_ERM core.
• Removed errata on the IBIS-AMI DFE support. The released IBIS-AMI models offer full feature support.
2.0 11/2018 • MPF100T device offerings were added.
1.0 11/2018 •  It was the first publication of this document, including the MPF200T and MPF300T device offerings.

마이크로칩 정보

상표
"Microchip" 이름과 로고, "M" 로고 및 기타 이름, 로고 및 브랜드는 미국 및/또는 기타 국가에서 Microchip Technology Incorporated 또는 그 계열사 및/또는 자회사의 등록 및 미등록 상표입니다("Microchip 상표"). Microchip 상표에 대한 정보는 다음에서 찾을 수 있습니다. https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.
ISBN: 979-8-3371-1825-3
법적 고지
This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets your specifications. Contact your local Microchip sales office for additional support or obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.
본 정보는 MICROCHIP에서 "있는 그대로" 제공됩니다. MICROCHIP은 본 정보와 관련하여 명시적이든 묵시적이든, 서면이든 구두이든, 법정이든 기타이든 어떠한 종류의 진술이나 보증도 하지 않습니다. 여기에는 비침해, 상품성 및 특정 목적에의 적합성에 대한 묵시적 보증이나 그 상태, 품질 또는 성능과 관련된 보증이 포함되나 이에 국한되지 않습니다.
IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OF THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.
생명 유지 및/또는 안전 애플리케이션에 Microchip 장치를 사용하는 데 따른 위험은 전적으로 구매자의 책임이며, 구매자는 그러한 사용으로 인해 발생하는 모든 손해, 청구, 소송 또는 비용으로부터 Microchip을 방어, 배상 및 보호하는 데 동의합니다. 달리 명시하지 않는 한, Microchip의 지적 재산권에 따라 어떠한 라이센스도 묵시적으로 또는 다른 방식으로 전달되지 않습니다.
Microchip Devices 코드 보호 기능
Microchip 제품의 코드 보호 기능에 대한 자세한 내용은 다음과 같습니다.

  • 마이크로칩 제품은 해당 마이크로칩 데이터 시트에 포함된 사양을 충족합니다.
  • Microchip은 자사 제품군이 의도된 방식으로, 작동 사양 내에서, 정상적인 조건에서 사용될 경우 안전하다고 믿습니다.
  • Microchip은 지적 재산권을 소중히 여기고 적극적으로 보호합니다. Microchip 제품의 코드 보호 기능을 위반하려는 시도는 엄격히 금지되며 디지털 밀레니엄 저작권법을 위반할 수 있습니다.
  • Microchip이나 다른 반도체 제조업체는 코드의 보안을 보장할 수 없습니다. 코드 보호는 제품이 "깨지지 않는다"는 것을 보장한다는 것을 의미하지 않습니다. 코드 보호는 끊임없이 진화하고 있습니다. Microchip은 제품의 코드 보호 기능을 지속적으로 개선하기 위해 최선을 다하고 있습니다.

마이크로칩 로고 에라타
© 2024-2025 Microchip Technology
Inc. and its subsidiaries

문서 / 리소스

MICROCHIP MPF050T PolarFire FPGA Integrated Circuits [PDF 파일] 사용자 가이드
MPF050T, MPF050T PolarFire FPGA Integrated Circuits, PolarFire FPGA Integrated Circuits, FPGA Integrated Circuits, Integrated Circuits

참고문헌

댓글을 남겨주세요

이메일 주소는 공개되지 않습니다. 필수 항목은 표시되어 있습니다. *